Index of /~jmjoseph/Atlas-SiROD/TestStand/20170703-Backup/Rodts/Data/Testing/testROD

[ICO]NameLast modifiedSizeDescription

[DIR]Parent Directory  -  
[   ]1SCT_full_buffer.bin22-Oct-2007 22:48 32K 
[   ]2k_zero.bin22-Oct-2007 22:48 8.0K 
[   ]32k_clk2.bin22-Oct-2007 22:48 192K 
[   ]32k_clk2.hex22-Oct-2007 22:48 384K 
[   ]32k_zero.bin22-Oct-2007 22:48 32K 
[DIR]100kHz_test/03-Jul-2017 11:01 -  
[DIR]BOC_access/03-Jul-2017 11:01 -  
[DIR]CalSim_Test/03-Jul-2017 11:01 -  
[DIR]Diagnostics/03-Jul-2017 11:01 -  
[DIR]FE_loopback/03-Jul-2017 11:01 -  
[DIR]FPGA_tests/03-Jul-2017 11:01 -  
[DIR]IntScan/03-Jul-2017 11:01 -  
[DIR]MBTest/03-Jul-2017 11:01 -  
[DIR]PixelEmptyEvents/03-Jul-2017 11:01 -  
[DIR]PixelValTests/03-Jul-2017 11:01 -  
[DIR]ROD-Restart/03-Jul-2017 11:01 -  
[   ]ROD-StandAloneTest-LongMemTest.cl22-Oct-2007 22:49 1.7K 
[   ]ROD-StandAloneTest-NoSDSP.cl26-Apr-2013 10:57 1.2K 
[   ]ROD-StandAloneTest.cl08-Aug-2013 12:56 2.0K 
[DIR]SCTValTests/03-Jul-2017 11:01 -  
[DIR]SDSP_tests/03-Jul-2017 11:01 -  
[DIR]Sink_loopBack/03-Jul-2017 11:01 -  
[DIR]TIM_Inputs/03-Jul-2017 11:01 -  
[DIR]Xoff_test/03-Jul-2017 11:01 -  
[   ]clrPllReset.bin22-Oct-2007 22:48 4  
[   ]clr_slowWriteBit.pl22-Oct-2007 22:48 836  
[   ]codeVersionXper.bin22-Oct-2007 22:48 44  
[   ]echo245xw _slv0.pl22-Oct-2007 22:48 1.8K 
[   ]echo2042xw _slv0.pl22-Oct-2007 22:48 1.9K 
[   ]echo4042xw _slv0.pl22-Oct-2007 22:48 1.8K 
[   ]edma_1Frame.bin22-Oct-2007 22:48 4  
[   ]emif_sbsram.bin22-Oct-2007 22:48 4  
[   ]enPll.bin22-Oct-2007 22:48 4  
[   ]etsTest.bin22-Oct-2007 22:48 136  
[   ]ets_RodEvts_slv0_rws.pl22-Oct-2007 22:48 915  
[   ]ets_fail_test.cl22-Oct-2007 22:48 16K 
[   ]flashSlaveLed.pl22-Oct-2007 22:48 3.8K 
[   ]flash_stLed.pl22-Oct-2007 22:48 4.5K 
[   ]fmtRegTest.pl22-Oct-2007 22:49 8.7K 
[   ]fpgaCodeVersionFetch.pl22-Oct-2007 22:49 4.4K 
[   ]histoSCT_test.cl22-Oct-2007 22:49 1.6K 
[   ]histo_ets_allSlvs_RevC.cl22-Oct-2007 22:49 2.1K 
[   ]histo_ets_allSlvs_RevE.cl22-Oct-2007 22:49 2.1K 
[DIR]host2sdsp_xfer/03-Jul-2017 11:01 -  
[   ]inc_test.bin22-Oct-2007 22:49 768K 
[   ]init_mb_ldown.pl22-Oct-2007 22:49 10K 
[   ]load_inmemA_clk2.pl22-Oct-2007 22:49 1.7K 
[   ]load_inmemb_clk2.pl22-Oct-2007 22:49 1.3K 
[   ]maskLUT_test.bin22-Oct-2007 22:49 256  
[   ]mbLutTest.bin22-Oct-2007 22:49 1.0K 
[DIR]memTests/03-Jul-2017 11:01 -  
[   ]occ_ets_allSlvs.cl22-Oct-2007 22:49 669  
[   ]primBuf_zero.bin22-Oct-2007 22:49 96K 
[   ]primListZero.pl22-Oct-2007 22:49 914  
[   ]primTest.pl22-Oct-2007 22:49 921  
[   ]randomData.bin22-Oct-2007 22:49 128K 
[   ]randomData_4000.bin22-Oct-2007 22:49 64K 
[   ]resetPll.bin22-Oct-2007 22:49 4  
[   ]resetSlv3.cl22-Oct-2007 22:49 590  
[   ]resetSlv3.pl22-Oct-2007 22:49 1.1K 
[DIR]rolTest/03-Jul-2017 11:01 -  
[   ]rtr_test.cl22-Oct-2007 22:49 1.7K 
[   ]rwsm_test.cl22-Oct-2007 22:49 1.3K 
[   ]sdspStat.pl22-Oct-2007 22:49 3.0K 
[   ]sendTimFifo.pl22-Oct-2007 22:49 3.0K 
[   ]send_ECR.cl31-May-2016 14:36 1.6K 
[   ]send_l1A-sp0.pl22-Oct-2007 22:49 2.7K 
[   ]setDynMasks_sp0Even_sp1Odd.pl22-Oct-2007 22:49 1.4K 
[   ]setPllx8pl.pl22-Oct-2007 22:49 7.5K 
[   ]setPllx10.pl22-Oct-2007 22:49 7.8K 
[   ]setSlv01Pllx15.pl22-Oct-2007 22:49 4.8K 
[   ]setTestMode_inmem_rt0x040.pl28-Sep-2010 16:54 1.2K 
[   ]setTestMode_inmem_rt0x200.pl24-Sep-2010 11:54 1.2K 
[   ]setTestMode_inmem_rt0x800.pl24-Sep-2010 12:08 1.2K 
[   ]setTestMode_inmem_rt0xFFFF.pl22-Oct-2007 22:49 1.2K 
[   ]setXoff-Router.cl14-Oct-2015 22:26 2.8K 
[   ]set_slowWriteBit.pl22-Oct-2007 22:49 836  
[DIR]setupROD/03-Jul-2017 11:01 -  
[   ]slv_edma.pl22-Oct-2007 22:49 1.6K 
[   ]slv_status.pl22-Oct-2007 22:49 8.8K 
[   ]start_TIM_Triggers.cl14-Apr-2015 21:37 445  
[   ]stop_TIM_Triggers.cl14-Apr-2015 21:37 444  
[   ]temp.pl22-Oct-2007 22:49 896  
[   ]test0.bin22-Oct-2007 22:49 1.5K 
[   ]test1.bin22-Oct-2007 22:49 1.5K 
[   ]testA5.bin22-Oct-2007 22:49 12  
[   ]testAllMem.cl22-Oct-2007 22:49 638  
[   ]testAllSlv_infoEcho.cl22-Oct-2007 22:49 3.8K 
[   ]testAllSlv_rwSlaveMem.cl22-Oct-2007 22:49 5.2K 
[   ]testAllSlv_sdramB.cl22-Oct-2007 22:49 2.6K 
[   ]testEchoFifo.cl22-Oct-2007 22:49 4.0K 
[   ]testEchoMem.cl22-Oct-2007 22:49 965  
[   ]testEchoMemFifo.cl22-Oct-2007 22:49 1.2K 
[   ]testFEMaskLUT.cl22-Oct-2007 22:49 1.2K 
[   ]testFpgaVersion.cl22-Oct-2007 22:49 737  
[   ]testMdsp_infoEcho.cl22-Oct-2007 22:49 378  
[   ]testMemFifo.cl22-Oct-2007 22:49 954  
[   ]testSlv0.cl22-Oct-2007 22:49 3.7K 
[   ]testSlv123_infoEcho.cl22-Oct-2007 22:49 2.8K 
[   ]testYelLedAllSlvs.cl22-Oct-2007 22:49 4.4K 
[   ]test_clk2-boc-scan.cl22-Oct-2007 22:49 1.5K 
[   ]test_clk2.cl28-Sep-2010 16:54 2.7K 
[   ]verify_1SCT_full_buffer.cl22-Oct-2007 22:49 1.8K 
[   ]writeAllSlv-sdramB_FFFFFFFF.pl22-Oct-2007 22:49 3.8K 
[   ]writeMBLUT_file.cl22-Oct-2007 22:49 458  
[   ]writeMdsp-infoBuff.pl22-Oct-2007 22:49 1.2K 
[   ]writeSlv0-burst.pl22-Oct-2007 22:49 1.3K 
[   ]writeSlv0-infoBuff.pl22-Oct-2007 22:49 2.3K 
[   ]writeSlv0-sdramB.pl22-Oct-2007 22:49 1.3K 
[   ]writeSlv1-burst.pl22-Oct-2007 22:49 1.3K 
[   ]writeSlv1-infoBuff.pl22-Oct-2007 22:49 2.3K 
[   ]writeSlv1-sdramB.pl22-Oct-2007 22:49 1.3K 
[   ]writeSlv2-burst.pl22-Oct-2007 22:49 1.3K 
[   ]writeSlv2-infoBuff.pl22-Oct-2007 22:49 2.3K 
[   ]writeSlv2-sdramB.pl22-Oct-2007 22:49 1.3K 
[   ]writeSlv3-burst.pl22-Oct-2007 22:49 1.3K 
[   ]writeSlv3-infoBuff.pl22-Oct-2007 22:49 2.3K 
[   ]writeSlv3-sdramB.pl22-Oct-2007 22:49 1.3K 
[   ]yelLedOff.bin22-Oct-2007 22:49 4  
[   ]yelLedOff.pl22-Oct-2007 22:49 1.6K 
[   ]yelLedOn.bin22-Oct-2007 22:49 4  
[   ]yelLedOn.pl22-Oct-2007 22:49 1.6K 
[   ]zeroData.bin22-Oct-2007 22:49 128K 
[   ]zeroData_4000.bin22-Oct-2007 22:49 64K 
[   ]zero_REVEAllslv_allbuff.cl22-Oct-2007 22:49 6.0K 

Apache/2.2.15 (CentOS) Server at www-eng.lbl.gov Port 443