



- [illegible]




Revisions:		LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 Engineering 16 PROJECT: 16 CHANNEL BIAS BOARD REV 1 ANAL BIAS BOARD REV 1 DSN Engineering
Engineer: D. DOERING		
Designer: STRICKMEN		
Title:		PROJECT: 16 CHANNEL BIAS BOARD REV 1 ANAL BIAS BOARD REV 1 DSN Engineering
Project:		PROJECT: 16 CHANNEL BIAS BOARD REV 1 ANAL BIAS BOARD REV 1 DSN Engineering
DWG NO.: CHANNEL-16		
Size	Modify Date: Friday, March 27, 2009	Sheet 2 of 37 Rev 0



NOTES:
1. *2.49K VALUES (2 PLACES PER CHANNEL) IS FOR
LIMITING THE BANDWIDTH TO 70MHZ.


Revisions:		LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB	
Engineer: D. DOERING		Title: SINGLE CHANNEL (1 OF 16)	
Designer: STRIKKINEN			
DWG NO.: channel			
		UNPROJECTS\CS\TEAM\ORCAD FILES\BIAS BOARD\REV1.DSN	
		Project: TEAM - BIAS BOARD	
Size	Modify Date: Friday, March 27, 2009	Sheet 3 of 37	Rev 0



NOTES:


1. *2.49K VALUES (2 PLACES PER CHANNEL) IS FOR
LIMITING THE BANDWIDTH TO 70MHz.

Revisions:		LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB			
Engineer: D. DOERING		Title:			
Designer: STRIKKINEN		Project:			
DWG NO.: channel		Size C			
Modify Date: Friday, March 27, 2009		Sheet 4 of 37 Rev 0			




NOTES:
1. *2.49K VALUES (2 PLACES PER CHANNEL) IS FOR
LIMITING THE BANDWIDTH TO 70MHZ.

Revisions:		LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB			
Engineer: D. DOERING		UNPROJECTS\CS\TEAM\ORCAD FILES\BIAS BOARD\REV1.DSN			
Designer: STRIKKINEN		Title: SINGLE CHANNEL (1 OF 16)			
Project:		TEAM - BIAS BOARD			
DWG NO.: channel		Size C			
Modify Date: Friday, March 27, 2009		Sheet 5 of 37		Rev 0	



NOTES:
1. *2.49K VALUES (2 PLACES PER CHANNEL) IS FOR
LIMITING THE BANDWIDTH TO 70MHZ.


Revisions:		LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB	
Engineer: D. DOERING		Title: SINGLE CHANNEL (1 OF 16)	
Designer: STIRKKINEN			
DWG NO.: channel			
Size C	Modify Date: Friday, March 27, 2009	Sheet 6 of 37 Rev 0	



NOTES:


1. *2.49K VALUES (2 PLACES PER CHANNEL) IS FOR LIMITING THE BANDWIDTH TO 70MHz.

Revisions:	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB		
Engineer: D. DOERING	UNPROJECTS\CS\TEAM\ORCAD FILES\BIAS BOARD\REV1.DSN		
Designer: STRIKKINEN			
DWG NO.: channel			
Size C	Modify Date: Friday, March 27, 2009	Sheet 7 of 37	Rev 0




NOTES:
1. *2.49K VALUES (2 PLACES PER CHANNEL) IS FOR
LIMITING THE BANDWIDTH TO 70MHZ.


Revisions:	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB 			
Engineer: D. DOERING	Title:			
Designer: STRIKKINEN	Project:			
DWG NO.: channel	Size			
	Modify Date: Friday, March 27, 2009	Sheet 8 of 37	Rev 0	



NOTES:


1. *2.49K VALUES (2 PLACES PER CHANNEL) IS FOR LIMITING THE BANDWIDTH TO 70MHZ.

Revisions:	 LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 					
Engineer: D. DOERING	U:\PROJECTS\NCST\TEAMORCAD FILES\BIBAS BOARD-REV1_FINAL\BIBAS BOARD-REV1.DSN					
Designer: STRIKKINEN	Title: SINGLE CHANNEL (1 OF 16) Project: TEAM - BIAS BOARD					
DWG NO.: channel	Site C	Modify Date: Friday, March 27, 2009	Sheet 9	of 37	Rev 0	




NOTES:
1. *2.49K VALUES (2 PLACES PER CHANNEL) IS FOR
LIMITING THE BANDWIDTH TO 70MHZ.

Revisions:		LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB	
Engineer: D. DOERING		UNPROJECTS\CS\TEAM\ORCAD FILES\BIAS BOARD\REV1.DSN	
Designer: STRIKKINEN		Title: SINGLE CHANNEL (1 OF 16)	
Project:		TEAM - BIAS BOARD	
DWG NO.: channel		Size C	Modify Date: Friday, March 27, 2009
		Sheet 10 of 37	Rev 0




NOTES:
1. *2.49K VALUES (2 PLACES PER CHANNEL) IS FOR
LIMITING THE BANDWIDTH TO 70MHZ.

Revisions:	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB			
Engineer: D. DOERING	UNPROJECTS\CS\TEAM\ORCAD FILES\BIAS BOARD\REV1.DSN			
Designer: STRIKKINEN	Title: SINGLE CHANNEL (1 OF 16)			
	Project: TEAM - BIAS BOARD			
DWG NO.: channel	Size C	Modify Date: Friday, March 27, 2009	Sheet 11 of 37	Rev 0




NOTES:
1. *2.49K VALUES (2 PLACES PER CHANNEL) IS FOR
LIMITING THE BANDWIDTH TO 70MHZ.

Revisions:		LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB			
Engineer: D. DOERING		UNPROJECTS\CS\TEAM\ORCAD FILES\BIAS BOARD\REV1_FINAL\BIAS BOARD.REV1.DSN			
Designer: STIRKKINEN		Title: SINGLE CHANNEL (1 OF 16) TEAM - BIAS BOARD			
DWG NO.: channel		Size C	Modify Date: Friday, March 27, 2009	Sheet 12 of 37	Rev 0



NOTES:
1. *2.49K VALUES (2 PLACES PER CHANNEL) IS FOR
LIMITING THE BANDWIDTH TO 70MHZ.


Revisions:	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB			
Engineer: D. DOERING	Title: UNPROJECTS\CS\TEAM\ORCAD FILES\BIAS BOARD\REV1.DSN			
Designer: STRIKKINEN	Project: SINGLE CHANNEL (1 OF 16) TEAM - BIAS BOARD			
DWG NO.: channel	Size C	Modify Date: Friday, March 27, 2009	Sheet 13 of 37	Rev 0



NOTES:


1. *2.49K VALUES (2 PLACES PER CHANNEL) IS FOR LIMITING THE BANDWIDTH TO 70MHz.

Revisions:		LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB	
Engineer: D. DOERING		UNPROJECTSIC8TEAMORCAD FILESBIAS BOARDREV1.DSN	
Designer: STRIKKINEN		Title: SINGLE CHANNEL (1 OF 16)	
Project:		TEAM - BIAS BOARD	
DWG NO.: channel		Size C	Modify Date: Friday, March 27, 2009
		Sheet 14 of 37	Rev 0




NOTES:
1. *2.49K VALUES (2 PLACES PER CHANNEL) IS FOR
LIMITING THE BANDWIDTH TO 70MHZ.

Revisions:		LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB	
Engineer: D. DOERING		UNPROJECTS\CS\TEAM\ORCAD FILES\BIAS BOARD\REV1.DSN	
Designer: STIRKKINEN		Title: SINGLE CHANNEL (1 OF 16)	
Project: TEAM - BIAS BOARD		Size C	
DWG NO.: channel		Modify Date: Friday, March 27, 2009	
		Sheet 15 of 37 Rev 0	




NOTES:
1. *2.49K VALUES (2 PLACES PER CHANNEL) IS FOR
LIMITING THE BANDWIDTH TO 70MHZ.

Revisions:		LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB	
Engineer: D. DOERING		Title: SINGLE CHANNEL (1 OF 16)	
Designer: STIRKKINEN			
DWG NO.: channel			
Size	Modify Date: Friday, March 27, 2009	Sheet 16 of 37 Rev 0	



NOTES:
1. *2.49K VALUES (2 PLACES PER CHANNEL) IS FOR
LIMITING THE BANDWIDTH TO 70MHZ.


Revisions:		LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB	
Engineer: D. DOERING		Title: SINGLE CHANNEL (1 OF 16) TEAM - BIAS BOARD	
Designer: STRIKKINEN			
DWG NO.: channel			
		UNPROJECTS\CS\TEAM\ORCAD FILES\BIAS BOARD\REV1.DSN	
Project:			
Size C		Modify Date: Friday, March 27, 2009	Sheet 17 of 37 Rev 0




NOTES:

1. *2.49K VALUES (2 PLACES PER CHANNEL) IS FOR LIMITING THE BANDWIDTH TO 70MHZ.

Revisions:	LBLNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720  BERKELEY LAB		
Engineer: D. DOERING	U:\PROJECTS\ICES\TEAM0\CAD FILES\BIBAS BOARD\REV1_FINAL\BIBAS BOARD-REV1.DSN		
Designer: STIRPKKINEN	Title: SINGLE CHANNEL (1 OF 16) Project: TEAM - BIAS BOARD		
DWG NO.: channel	Size: C Modify Date: Friday, March 27, 2009	Sheet 18 of 37	Rev 0



Revisions:			
Drawn by:	Electronics Engineering Division		
Checked by:	Beverly, California 94720		
Approved by:			
Engineer: D. DOERING	Title: 13 DAC TEAM/BOARD TEST LABS BOARD REV. FINAL LABS BOARD REV. 13N1		
Designer: STRIKKEMEN	Project: TEAM - BIAS BOARD		
DWG NO.: DAC-13	Modfy Date: Friday, March 27, 2009 Sheet 19 of 37 Rev 0		



12 BIT CURRENT DAC

THIS DAC CHANNEL CAN BE CONFIGURED FOR VOLTAGE ON CURRENT OUTPUT DEPENDING ON THE VALUES OF THE RESISTORS LOADED. SEE BELOW FOR SUGGESTED VALUES.

CURRENT OUTPUT:

R1 = R1' IS 150K
R2 = R2' IS 15K
R3 = R3' IS 50 OHMS
R4 = DO NOT LOAD (DNL)

OR

R3 = R3' IS 500 OHMS
I_{omax} = +/-1mA
COMPLIANCE = +/-VCC
-1.2V = +/-6.8V


I_{omax} = Vref x 0.002
Vref = +/-5V
I_{omax} = +/-10mA

VOLTAGE OUTPUT BIPOlar:

R1 IS 5K
R2' = R4 IS 10K
R1' = R2 = R3' = R3 IS 0 OHMS

Vref = +5V
Vout = +/-5V
I_{out} max = 35mA

Revisions:	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB		
Engineer: D. DOERING	Title: DAC CIRCUIT (1 OF 13)		
Designer: STIRKKINEN			
DWG NO.: DAC	Size: B	Modify Date: Friday, March 27, 2009	Sheet 20 of 37 Rev 0



THIS DAC CHANNEL CAN BE CONFIGURED FOR VOLTAGE ON CURRENT OUTPUT DEPENDING ON THE VALUES OF THE RESISTORS LOADED. SEE BELOW FOR SUGGESTED VALUES.

12 BIT CURRENT DAC

CURRENT OUTPUT:

R1 = R1' IS 150K
R2 = R2' IS 15K
R3 = R3' IS 50 OHMS
R4 = DO NOT LOAD (DNL)

OR

R3 = R3' IS 500 OHMS
I_{omax} = +/-1mA
COMPLIANCE = +/-VCC
-1.2V = +/-6.8V


I_{omax} = Vref x 0.002
Vref = +/-5V
I_{omax} = +/-10mA

VOLTAGE OUTPUT BIPOLAR:

R1 IS 5K
R2' = R4 IS 10K
R1' = R2 = R3' = R3 IS 0 OHMS

Vref = +5V
Vout = +/-5V
I_{out} max = 35mA

Revisions:	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB		
Engineer: D. DOERING	Title: DAC CIRCUIT (1 OF 13)		
Designer: STRIKKINEN	Project: TEAM - BIAS BOARD		
DWG NO.: DAC			
Size B	Modify Date: Friday, March 27, 2009	Sheet 21 of 37	Rev 0



THIS DAC CHANNEL CAN BE CONFIGURED FOR VOLTAGE ON CURRENT OUTPUT DEPENDING ON THE VALUES OF THE RESISTORS LOADED. SEE BELOW FOR SUGGESTED VALUES.

12 BIT CURRENT DAC

CURRENT OUTPUT:

R1 = R1' IS 150K
R2 = R2' IS 15K
R3 = R3' IS 50 OHMS
R4 = DO NOT LOAD (DNL)

OR

R3 = R3' IS 500 OHMS
I_{omax} = +/-1mA
COMPLIANCE = +/-VCC
-1.2V = +/-6.8V

I_{omax} = Vref x 0.002
Vref = +/-5V
I_{omax} = +/-10mA

VOLTAGE OUTPUT BIPOLAR:

R1 IS 5K
R2' = R4 IS 10K
R1' = R2 = R3' = R3 IS 0 OHMS

Vref = +5V
Vout = +/-5V
I_{out} max = 35mA

Revisions:

Electronics Engineering Division
One Cyclotron Road
Berkeley, California 94720




U:\PROJECTS\CS1TEAM\ORCAD FILES\BIAS BOARD\REV1.DSN

Title: **DAC CIRCUIT (1 OF 13)**
Project: **TEAM - BIAS BOARD**

Engineer: **D. DOERING**
Designer: **STIRKKINEN**
DWG NO.: **DAC**

Size: **B**
Modify Date: **Friday, March 27, 2009**

Sheet 22 of 37
Rev **0**



12 BIT CURRENT DAC

THIS DAC CHANNEL CAN BE CONFIGURED FOR VOLTAGE OR CURRENT OUTPUT DEPENDING ON THE VALUES OF THE RESISTORS LOADED. SEE BELOW FOR SUGGESTED VALUES.

CURRENT OUTPUT:

OR

$I_{\text{Omax}} = V_{\text{ref}} \times 0.002$
 $V_{\text{ref}} = \pm 5V$
 $I_{\text{Omax}} = \pm 10mA$


$R1 = R1' \text{ IS } 150K$
 $R2 = R2' \text{ IS } 15K$
 $R3 = R3' \text{ IS } 50 \text{ OHMS}$
 $R4 = \text{DO NOT LOAD (DNL)}$

$R3 = R3' \text{ IS } 500 \text{ OHMS}$
 $I_{\text{Omax}} = \pm 1mA$
 $\text{COMPLIANCE} = \pm V_{\text{CC}} - 1.2V = \pm 6.8V$

VOLTAGE OUTPUT BIPOLAR:

R_1 IS 5K
 $R_2' = R_4$ IS 10K
 $R_1' = R_2 = R_3' = R_3$ IS 0 OHMS
 $V_{ref} = +5V$
 $V_{out} = +/- 5V$
 $I_{out\ max} = 35mA$

Revisions:	 LBL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720		
Engineer: D. DOERING	UNPROJECTS\CESTEAM\ORCAD FILES\BIAS BOARD\REV1_FINAL\BIAS BOARD.REV1.DSN		
Designer: STRIKKINEN	Title: DAC CIRCUIT (1 OF 13) Project: TEAM - BIAS BOARD		
DWG NO.: DAC	Size B Modify Date: Friday, March 27, 2009	Sheet 23 of 37	Rev 0



THIS DAC CHANNEL CAN BE CONFIGURED FOR VOLTAGE ON CURRENT OUTPUT DEPENDING ON THE VALUES OF THE RESISTORS LOADED. SEE BELOW FOR SUGGESTED VALUES.

12 BIT CURRENT DAC

CURRENT OUTPUT:

R1 = R1' IS 150K
R2 = R2' IS 15K
R3 = R3' IS 50 OHMS
R4 = DO NOT LOAD (DNL)

OR


R3 = R3' IS 500 OHMS
I_{omax} = +/-1mA
COMPLIANCE = +/-VCC
-1.2V = +/-6.8V


I_{omax} = Vref x 0.002
Vref = +/-5V
I_{omax} = +/-10mA

VOLTAGE OUTPUT BIPOLAR:

R1 IS 5K
R2' = R4 IS 10K
R1' = R2 = R3' = R3 IS 0 OHMS

Vref = +5V
Vout = +/-5V
I_{out} max = 35mA

Revisions:	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB			
Engineer: D. DOERING	Title: DAC CIRCUIT (1 OF 13)			
Designer: STRIKKINEN	Project: TEAM - BIAS BOARD			
DWG NO.: DAC	Size B	Modify Date: Friday, March 27, 2009	Sheet 24 of 37	Rev 0



12 BIT CURRENT DAC

THIS DAC CHANNEL CAN BE CONFIGURED FOR VOLTAGE OR CURRENT OUTPUT DEPENDING ON THE VALUES OF THE RESISTORS LOADED. SEE BELOW FOR SUGGESTED VALUES.

CURRENT OUTPUT:

OR

$I_{\text{Omax}} = V_{\text{ref}} \times 0.002$
 $V_{\text{ref}} = \pm 5V$
 $I_{\text{Omax}} = \pm 10mA$


$R1 = R1' \text{ IS } 150K$
 $R2 = R2' \text{ IS } 15K$
 $R3 = R3' \text{ IS } 50 \text{ OHMS}$
 $R4 = \text{DO NOT LOAD (DNL)}$

$R3 = R3' \text{ IS } 500 \text{ OHMS}$
 $I_{\text{Omax}} = \pm 1mA$
 $\text{COMPLIANCE} = \pm V_{\text{CC}}$
 $-1.2V = \pm 6.8V$

VOLTAGE OUTPUT BIPOLAR:

R_1 IS 5K
 $R_2' = R_4$ IS 10K
 $R_1' = R_2 = R_3' = R_3$ IS 0 OHMS
 $V_{ref} = +5V$
 $V_{out} = +/-5V$
 $I_{out\ max} = 35mA$

Revisions:	Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB 				
Engineer: D. DOERING	UN\PROJECTS\ICES\TEAM\ORCAD FILES\BIAS BOARD\REV1_FINAL\BIAS BOARD.REV1.DSN				
Designer: STIRKKINEN	Title: DAC CIRCUIT (1 OF 13) TEAM - BIAS BOARD				
DWG NO.: DAC	Size B	Modify Date: Friday, March 27, 2009	Sheet 25 of 37	Rev 0	



THIS DAC CHANNEL CAN BE CONFIGURED FOR VOLTAGE ON CURRENT OUTPUT DEPENDING ON THE VALUES OF THE RESISTORS LOADED. SEE BELOW FOR SUGGESTED VALUES.

12 BIT CURRENT DAC

CURRENT OUTPUT:

R1 = R1' IS 150K
R2 = R2' IS 15K
R3 = R3' IS 50 OHMS
R4 = DO NOT LOAD (DNL)

OR

R3 = R3' IS 500 OHMS
I_{omax} = +/-1mA
COMPLIANCE = +/-VCC
-1.2V = +/-6.8V

I_{omax} = Vref x 0.002
Vref = +/-5V
I_{omax} = +/-10mA


VOLTAGE OUTPUT BIPOLAR:

R1 IS 5K
R2' = R4 IS 10K
R1' = R2 = R3' = R3 IS 0 OHMS

Vref = +5V
Vout = +/-5V
I_{out} max = 35mA

Revisions:

Electronics Engineering Division
One Cyclotron Road
Berkeley, California 94720




U:\PROJECTS\CS1TEAM\ORCAD FILES\BIAS BOARD\REV1.DSN

Engineer: **D. DOERING**
Designer: **STIRKKINEN**
Project: **TEAM - BIAS BOARD**

DWG NO.: **DAC**
Size: **B**
Modify Date: **Friday, March 27, 2009**

Sheet 26 of 37
Rev **0**



THIS DAC CHANNEL CAN BE CONFIGURED FOR VOLTAGE ON CURRENT OUTPUT DEPENDING ON THE VALUES OF THE RESISTORS LOADED. SEE BELOW FOR SUGGESTED VALUES.

12 BIT CURRENT DAC

CURRENT OUTPUT:

R1 = R1' IS 150K
R2 = R2' IS 15K
R3 = R3' IS 50 OHMS
R4 = DO NOT LOAD (DNL)

OR

R3 = R3' IS 500 OHMS
COMPLIANCE = +/-1mA
-1.2V = +/-6.8V


I_{omax} = V_{ref} x 0.002
V_{ref} = +/-5V
I_{omax} = +/-10mA

VOLTAGE OUTPUT BIPOLAR:

R1 IS 5K
R2' = R4 IS 10K
R1' = R2 = R3' = R3 IS 0 OHMS

V_{ref} = +5V
V_{out} = +/-5V
I_{out max} = 35mA

Revisions:	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 BERKELEY LAB		
Engineer: D. DOERING	Title: DAC CIRCUIT (1 OF 13)		
Designer: STRIKKINEN			
DWG NO.: DAC	Size: B	Modify Date: Friday, March 27, 2009	Sheet 27 of 37 Rev 0



THIS DAC CHANNEL CAN BE CONFIGURED FOR VOLTAGE ON CURRENT OUTPUT DEPENDING ON THE VALUES OF THE RESISTORS LOADED. SEE BELOW FOR SUGGESTED VALUES.

12 BIT CURRENT DAC

CURRENT OUTPUT:

R1 = R1' IS 150K
R2 = R2' IS 15K
R3 = R3' IS 50 OHMS
R4 = DO NOT LOAD (DNL)

OR

R3 = R3' IS 500 OHMS
I_{omax} = +/-1mA
COMPLIANCE = +/-VCC
-1.2V = +/-6.8V

I_{omax} = Vref x 0.002
Vref = +/-5V
I_{omax} = +/-10mA


VOLTAGE OUTPUT BIPOLAR:

R1 IS 5K
R2' = R4 IS 10K
R1' = R2 = R3' = R3 IS 0 OHMS

Vref = +5V
Vout = +/-5V
I_{out} max = 35mA

Revisions:

Electronics Engineering Division
One Cyclotron Road
Berkeley, California 94720




U:\PROJECTS\CS1TEAM\ORCAD FILES\BIAS BOARD\REV1.DSN

Title: **DAC CIRCUIT (1 OF 13)**
Project: **TEAM - BIAS BOARD**

Engineer: **D. DOERING**
Designer: **STIRKKINEN**
DWG NO.: **DAC**

Size: **B**
Modify Date: **Friday, March 27, 2009**

Sheet 28 of 37
Rev **0**



BIPOLAR OPERATION
ONLY.

12 BIT CURRENT DAC

THIS DAC CHANNEL CAN BE CONFIGURED FOR VOLTAGE ON CURRENT OUTPUT DEPENDING
ON THE VALUES OF THE RESISTORS LOADED. SEE BELOW FOR SUGGESTED VALUES.

CURRENT OUTPUT:

R1 = R1' IS 150K
R2 = R2' IS 15K
R3 = R3' IS 50 OHMS
R4 = DO NOT LOAD (DNL)

OR

R3 = R3' IS 500 OHMS
COMPLIANCE = +/-1mA
-1.2V = +/-6.8V

$I_{Omax} = V_{ref} \times 0.002$
 $V_{ref} = +/-5V$
 $I_{Omax} = +/-10mA$

VOLTAGE OUTPUT BIPOLAR:

R1 IS 5K
R2' = R4 IS 10K
R1' = R2 = R3' = R3 IS 0 OHMS

$V_{ref} = +5V$
 $V_{out} = +/-5V$
 $I_{out_max} = 35mA$

OR

OR

OR

OR

OR

OR

OR

OR

OR

OR

OR

OR

OR

OR

OR

OR

OR

OR

OR

OR

OR

OR

Revisions:

Engineer: D. DOERING

Designer: STRIKKINEN

DWG NO.: DAC

Size: B

Modify Date: Friday, March 27, 2009

Sheet 29 of 37

Rev 0

Electronics Engineering Division

One Cyclotron Road


Berkeley, California 94720

BERKELEY LAB

U:\PROJECTS\SYSTEMS\BOARD\REV1_FINAL\BIAS BOARD-REV1.DSN

Project: **DAC CIRCUIT (1 OF 13)**

Team - BIAS BOARD



12 BIT CURRENT DAC

THIS DAC CHANNEL CAN BE CONFIGURED FOR VOLTAGE OR CURRENT OUTPUT DEPENDING ON THE VALUES OF THE RESISTORS LOADED. SEE BELOW FOR SUGGESTED VALUES.

CURRENT OUTPUT:

OR

$I_{\text{Omax}} = \text{Vref} \times 0.002$
 $\text{Vref} = \pm 5\text{V}$
 $I_{\text{Omax}} = \pm 10\text{mA}$


$R1 = R1' \text{ IS } 150\text{K}$
 $R2 = R2' \text{ IS } 15\text{K}$
 $R3 = R3' \text{ IS } 50 \text{ OHMS}$
 $R4 = \text{DO NOT LOAD (DNL)}$

$R3 = R3' \text{ IS } 500 \text{ OHMS}$
 $I_{\text{Omax}} = \pm 1\text{mA}$
 $\text{COMPLIANCE} = \pm \text{VCC}$
 $-1.2\text{V} = \pm 6.8\text{V}$

VOLTAGE OUTPUT BIPOLAR:

R_1 IS 5K
 $R_2' = R_4$ IS 10K
 $R_1' = R_2 = R_3' = R_3$ IS 0 OHMS
 $V_{ref} = +5V$
 $V_{out} = +/-5V$
 $I_{out\ max} = 35mA$

Revisions:	 LBL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720  BERKELEY LAB		
Engineer: D. DOERING	UNPROJECTS\CESTEAM\ORCAD FILES\BIAS BOARD\REV1_FINAL\BIAS BOARD.REV1.DSN		
Designer: STRIKKINEN	Title: DAC CIRCUIT (1 OF 13) Project: TEAM - BIAS BOARD		
DWG NO.: DAC	Size B Modify Date: Friday, March 27, 2009	Sheet 30 of 37	Rev 0



THIS DAC CHANNEL CAN BE CONFIGURED FOR VOLTAGE ON CURRENT OUTPUT DEPENDING ON THE VALUES OF THE RESISTORS LOADED. SEE BELOW FOR SUGGESTED VALUES.

12 BIT CURRENT DAC

CURRENT OUTPUT:

R1 = R1' IS 150K
R2 = R2' IS 15K
R3 = R3' IS 50 OHMS
R4 = DO NOT LOAD (DNL)

OR

R3 = R3' IS 500 OHMS
I_{omax} = +/-1mA
COMPLIANCE = +/-VCC
-1.2V = +/-6.8V

I_{omax} = Vref x 0.002
Vref = +/-5V
I_{omax} = +/-10mA


VOLTAGE OUTPUT BIPOLAR:

R1 IS 5K
R2' = R4 IS 10K
R1' = R2 = R3' = R3 IS 0 OHMS

Vref = +5V
Vout = +/-5V
I_{out max} = 35mA

Revisions:

Electronics Engineering Division
One Cyclotron Road
Berkeley, California 94720




U:\PROJECTS\CS\TEAM\ORCAD FILES\BIAS BOARD\REV1.DSN

Engineer: **D. DOERING**
Designer: **STRKKINEN**
Project: **TEAM - BIAS BOARD**

DWG NO.: **DAC**
Size: **B**
Modify Date: Friday, March 27, 2009

Sheet 31 of 37
Rev **0**



THIS DAC CHANNEL CAN BE CONFIGURED FOR VOLTAGE ON CURRENT OUTPUT DEPENDING ON THE VALUES OF THE RESISTORS LOADED. SEE BELOW FOR SUGGESTED VALUES.

12 BIT CURRENT DAC

CURRENT OUTPUT:

R1 = R1' IS 150K
R2 = R2' IS 15K
R3 = R3' IS 50 OHMS
R4 = DO NOT LOAD (DNL)

OR

R3 = R3' IS 500 OHMS
COMPLIANCE = +/-1mA
-1.2V = +/-6.8V

IOmax = Vref x 0.002
Vref = +/-5V
IOmax = +/-10mA


VOLTAGE OUTPUT BIPOLAR:

R1 IS 5K
R2' = R4 IS 10K
R1' = R2 = R3' = R3 IS 0 OHMS

Vref = +5V
Vout = +/-5V
IOut max = 35mA

Revisions:

Electronics Engineering Division
One Cyclotron Road
Berkeley, California 94720







U:\PROJECTS\CS1TEAM\ORCAD FILES\BIAS BOARD\REV1.DSN

Title: **DAC CIRCUIT (1 OF 13)**
Project: **TEAM - BIAS BOARD**


Engineer: **D. DOERING**
Designer: **STIRKKINEN**
DWG NO.: **DAC**

Size: **B**
Modify Date: **Friday, March 27, 2009**





Sheet 32 of 37
Rev **0**







Revisions:		
	Electronics Engineering Division Berkeley, California 94720	
		
Engineer: D. DOERING	U/P-PROJECTS/TEAM/ORD TEL/STATUS BOARD/REV1 / FNU/LBLS BOARD-REV1/DSN	
Designer: STRICKMEN	Title: Project:	
DWG NO.: APS-CON	APPS CONNECTORS SCHEMATIC TEAM - BIAS BOARD	
Size	O Modify Date: Friday, March 27, 2009	Sheet 33 of 37







Revisions:	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720  BERKELEY LAB		
	U:\PROJECTS\ESTIMATE\MORAD FILES\BIAS BOARD\REV1.FIN\BIAS BOARD.REV1.DSN		
Engineer: D. DOERING	Title: SERIAL OUT CIRCUIT		
Designer: STRIPKINEN	Project: TEAM - BAIS BOARD		
DWG NO.: serial out	Size B Modify Date: Friday, March 27, 2009	Sheet 34 of 37	Rev 0



Revisions:			
Drawn:	Electronics Engineering Division Berkeley, California 94720		
Checked:			
Engineer:	D. OERNING		
Designer:	STRIKKENEN		
DWG NO.:	LVIDS		
Size	C		
Modify Date:	Friday, March 27, 2009		
Sheet	35 of 37		Rev 0



Revisions:	
Engineer: D. DOERING	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720
Designer: STRICKMEN	UPROJECT/NCIS/IT/EM/OS/CAO/FILES/BUS BOARD/REV1 FINAL/BUS BOARD/REV1.DSN
Project: LVDS DRIVER/RCVR SCHEMATIC (2)	
Size	Modfy Date: Friday, March 27, 2009
DWG NO.: LVDS	Sheet 36 of 37 Rev 0



Revisions:		 LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720
Engineer: D. DOERING	Title:	UPROJECTS/STEST/EMAG/CAO/FILES/BAIS BOARD REV1 / FINAL/BAIS BOARD-REV1.DSN POWER SUPPLY SCHEMATIC TEAM - BAIS BOARD
Designer: STRICKMAN	Project:	
DWG NO.: TOP-OVERALL	Size/ Modify Date: Friday, March 27, 2009	
		Sheet 37 of 37 Rev 0