




ATLAS - ROD
 96 LINK SCT READOUT MODULE
 ROD TOP SCHEMATIC

Engineer: J. Joseph	Lawrence Berkeley National Laboratory
Drawn by: B. C. Holmes	ATLAS - ROD SCT & PIXEL READOUT MODULE
R&D CHK:	TITLE:
DOC CTRL CHK:	SCHMATIC, ROD ELECTRONICS BOARD 12 1 8 A
MFG ENGR CHK:	/mnt/edafiles/atlas/rod/sch_rev/rod_top





Engineer: jmjoseph	LBNL 1 Cyclotron Rd. Berkeley, CA 94720		Size: D
Drawn by: jmjoseph			
R&D CHK:	TITLE: Schematic Diagram, ROD Formatter - Top Level	815A	
DOC CTRL CHK:	REV F	Drawing Number:	Page: 2
MFG CTRL CHK:	QA CHK:	Time: 10:08:43 am	
Changed by: jmjoseph	Date Changed: Monday, September 13, 2004		







Engineer:	jmjoseph	LBNL 1 Cyclotron Rd. Berkeley, CA 94720	Size: D
Drawn by:	jmjoseph		
R&D CHK:		TITLE: Schematic Diagram, ROD Formatter Input Memory	815A
DOC CTRL CHK:			
MFG CTRL CHK:		Drawing Number:	Page: 3
QA CHK:			
REV	F		

Changed by: jmjoseph Date Changed: Monday, September 13, 2004 Time: 10:09:46 am




Engineer:	jmjoseph	LBNL 1 Cyclotron Rd. Berkeley, CA 94720	Size: D
Drawn by:	jmjoseph		
R&D CHK:		TITLE:	
DOC CTRL CHK:		Schematic Diagram,	815A
MFG CTRL CHK:		ROD Formatter Input Memory FIFO	
QA CHK:		REV	
		Drawing Number:	Page: 4

Changed by: jmjoseph
 Date Changed: Monday, September 13, 2004
 Time: 10:10:41 am




Engineer: jmjoseph	LBNL 1 Cyclotron Rd. Berkeley, CA 94720	Size: D
Drawn by: jmjoseph		
R&D CHK:	TITLE:	8 1 5 A
DOC CTRL CHK:	Schematic Diagram, ROD Formatter Module	
MFG CTRL CHK:	Drawing Number:	Page: 5/6
QA CHK:	REV: F	

Changed by: jmjoseph
Date Changed: Monday, September 13, 2004
Time: 10:12:22 am



Engineer: jmjoseph	LBNL 1 Cyclotron Rd. Berkeley, CA 94720	Size: D
Drawn by: jmjoseph		
R&D CHK:	TITLE:	Schematic Diagram, ROD Formatter Module
DOC CTRL CHK:	REV F	
MFG CTRL CHK:	Drawing Number:	Page:5/6



Changed by: jmjoseph
 Date Changed: Monday, September 13, 2004
 Time: 10:12:22 am




Engineer: K. M. Marks	Lawrence Berkeley National Laboratory
Drawn by: B. C. Holmes	ATLAS - ROD SCT & PIXEL READOUT MODULE
R&D CHK:	TITLE:
DOC CTRL CHK:	Schematic Diagram, 815A
MFG CTRL CHK:	ROD Event Fragment Builder
QA CHK:	Drawing Number:
REV F	Page: 7

Changed by: j_m_joseph
Date Changed: Monday, September 13, 2004
Time Changed: 10:12:58 am


U19
XC2S400E-6FG456(router)
ROUTER FPGA
I\$3259



router_pbits(0) : config data
 router_pbits(1) : cclk
 router_pbits(2) : prgm_n
 router_pbits(3) : done
 router_pbits(4) : init_n (requires a pullup)



Engineer : jmjoseph	LBNL 1 Cyclotron Rd. Berkeley, CA 94720		Size: C
Drawn by: jmjoseph			
R&D CHK:	TITLE: Schematic Diagram, ROD Router	8 1 5 A	
DOC CTRL CHK:	REV: F	QA CHK:	Page: 8
MFG CTRL CHK:	Drawing Number:		




Engineer: J.M. Joseph	Lawrence Berkeley National Laboratory
Drawn by: B. C. Holmes	ATLAS - ROD
R&D CHK:	SCT & PIXEL READOUT MODULE
DOC CTRL CHK:	TITLE:
MFG CTRL CHK:	Schematic Diagram,
	ROD - External I/O Top Level
QA CHK:	Size: D
REV: F	8 1 5 A
Drawing Number:	Page: 9



Changed by: j_m_joseph
Date Changed: Monday, September 13, 2004
Time Changed: 10:14:48 am

Thermal Protection
Trip point = 75C
Hysteresis = 10C


VID(4:0) ARE USED TO SET THE OUTPUT VOLTAGE OF THE PT17705A






DATA TRANSCEIVERS




ADDR TRANSLATORS



INTERRUPT GEN



Engineer: JMJOSEPH	LBNL 1 Cyclotron Road Berkeley, CA 94720	Size D
Drawn by: JMJOSEPH		
R&D CHK:	TITLE:	414A
DOC CTRL CHK:	Schematic Diagram,	
MFG ENGR CHK:	ROD VME Interface	
Changed by: jm_joseph	Date Changed: Monday, September 13, 2004	Time Changed: 10:15:43 am
QA CHK:	REV: F	Drawing Number:
		Page: 10





All 74LV162244 havethe BusHold feature and do not requirepull up resistors on unused inputs








rod_res_io_pbit(0)	: config data
rod_res_io_pbit(1)	: clk
rod_res_io_pbit(2)	: prn_clk
rod_res_io_pbit(3)	: done
rod_res_io_pbit(4)	: init_n

Engineer: m Nagel	LBNL 1 Cyclotron Rd. Berkeley, CA 94720	Size: A2
Drawn by: m Nagel	TITLE: Schematic Diagram, ROD Controller - Top Level	
R&D CHK:		
DOC CTRL CHK:		
MFG ENGR CHK:		
Changed by: j_m Joseph	Date Changed: Monday, September 13, 2004	Time Changed: 10:16:39 am
PLG	GA CHK:	REV: F
		Drawing Number: Page: 11



Slave DSP I/O





INMEM I/O





BOC I/O







Formatter Group A I/O



Formatter Group B I/O



EFB & Router I/O




All 74LV162245 have the BusHold feature and do not require pull up resistors on unused inputs







- boc_bus(20:0) boc_bus(20:0)
- boc_busy_n boc_busy_n
- FormA_bus(30:0) FormA_bus(30:0)
- FormB_bus(30:0) FormB_bus(30:0)
- efb_bus(26:0) efb_bus(26:0)
- router_bus(26:0) router_bus(26:0)
- inmem_bus(31:0) inmem_bus(31:0)
- eventmem_bus(31:0) eventmem_bus(31:0)

- sdsp_hpctrl(5:0) sdsp_hpctrl(5:0)
- dsp0_hpdata(15:0) dsp0_hpdata(15:0)
- dsp0_hcs_n dsp0_hcs_n
- dsp1_hpdata(15:0) dsp1_hpdata(15:0)
- dsp1_hcs_n dsp1_hcs_n
- dsp2_hpdata(15:0) dsp2_hpdata(15:0)
- dsp2_hcs_n dsp2_hcs_n
- dsp3_hpdata(15:0) dsp3_hpdata(15:0)
- dsp3_hcs_n dsp3_hcs_n

Engineer: m.nagel	LBNL 1 Cyclotron Rd. Berkeley, CA 94720		Size: D
Drawn by: m.nagel	TITLE: Schematic Diagram, ROD Controller Bus Buffers		815A
R&D CHK:	QA CHK:	REV F	Page:12
DOC CTRL CHK:	Drawing Number:		
MFG CTRL CHK:	Date Changed: Monday, September 13, 2004	Time: 10:17:32 am	



Engineer:	jmjoseph	LBNL 1 Cyclotron Rd. Berkeley, CA 94720	Size:	D	
Drawn by:	jmjoseph		TITLE:	Schematic Diagram, ROD Program and Reset Manager	
R&D CHK:				815A	
DOC CTRL CHK:					
MFG CTRL CHK:					
QA CHK:		REV	F	Drawing Number:	
Changed by:	jmjoseph	Date Changed:	Monday, September 13, 2004	Time:	10:18:11 am
					Page: 13



sp_pbits(0) : config data
 sp_pbits(1) : cclk
 sp_pbits(2) : prgm_n
 sp_pbits(3) : init_n (requires a pullup)
 sp_pbits(4:7) : done

Engineer:	LBNL 1 Cyclotron Rd. Berkeley, CA 94720		
Drawn by:	jm_joseph		
R&D CHK:	TITLE:	Schematic Diagram, ROD Slave DSP Top	
DOC CTRL CHK:	Size:	A2	
MFG CTRL CHK:	REV:	F	
QA CHK:	Drawing Number:	8 1 5 A	